S is the mode input.  If it is LOW, bit shifting occurs on the negative clock edge of CP1.  If it is HIGH, a parallel load occurs on the negative clock edge of CP2.